
IDT5V49EE904
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE CLOCK GENERATOR
16
IDT5V49EE904
REV P 092412
I2C Bus AC Characteristics for Fast Mode
Note 1: A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH(MIN)
of the SCL signal) to bridge the undefined region of the falling edge of SCL.
Symbol
Parameter
Min
Typ
Max
Unit
FSCLK
Serial Clock Frequency (SCL)
0
400
kHz
tBUF
Bus free time between STOP and START
1.3
s
tSU:START
Setup Time, START
0.6
s
tHD:START
Hold Time, START
0.6
s
tSU:DATA
Setup Time, data input (SDA)
100
ns
tHD:DATA
Hold Time, data input (SDA) 1
0s
tOVD
Output data valid from clock
0.9
s
CB
Capacitive Load for Each Bus Line
400
pF
tR
Rise Time, data and clock (SDA, SCL)
20 + 0.1xCB
300
ns
tF
Fall Time, data and clock (SDA, SCL)
20 + 0.1xCB
300
ns
tHIGH
HIGH Time, clock (SCL)
0.6
s
tLOW
LOW Time, clock (SCL)
1.3
s
tSU:STOP
Setup Time, STOP
0.6
s